A leading technology company seeks a Technical Lead Design Verification Engineer in San Jose, CA. This position requires a blend of strong technical skills in SystemVerilog and C/C++. The ideal candidate will oversee the verification lifecycle for complex ASIC designs and will work closely with teams to develop comprehensive test plans. Candidates should have at least 5 years of relevant experience and a passion for problem-solving in a dynamic environment.
#J-18808-Ljbffr
